Archives
-
Running executable from external SRAM
I have an STM32 dev board with some external SRAM. I would like to execute my code from that external SRAM, but my processor only supports booting from the Flash, internal SRAM or System memory (a part of the internal SRAM).
What is the easiest way to run code from an external SRAM?
Notes: I load code with OpenOCD through JTAG, and I use GDB.
Related Forum Messages
- Copy External Flash to External Ram, then Execute
- How to run application from the external FLASH/SRAM board?
- How to set up STM32 with 250K byte external SRAM
- VGA TFT with ‘DA210 and external SRAM
- SRAM vs FLASH
- Atmega128 external SRAM
- Testing the integrity of SRAM
- RCM5700 external sram
- AT91 – Execution out of internal SRAM
- 8051 64K external SRAM possible?
- External Memory Support
- Memory Mapping 1Mb SRAM to LM3S3748
- MCBSTM32F400 external ram
- Help with Xmega
- Completed… 256×240 VGA with an AVR
- MCF54450 V4e SRAM performance
- External memory with the mega644?
- Flash vs Sram
- Stack pointer with external memory
- Microprocessor controlling SRAM through an FPGA
Here is the problem. Code is located in 0x1000_0000 (Chip select 0), it is an external flash. The program can boot off there and run. I need to be able to write to the flash. I tried appending the keyword "__ramfunc" and it just jumps to the area 0x4 (Not sure what error that is). I am a computer scientist, with no formal computer engineering training. And i am the sole person working on this project. So i am a bit out of my league. I have a flash driver written, and i am able to get the Manufacturer ID and Device ...Hello: How to setup the Bootloader and JTAG to run from the external FLASH/SRAM board? Do you have setup demo that download app image into external FLASH (x8 by 1Mbit) and using SRAM (x8 - 8Mbit)? ---------------- Short descriptions ----------------- I have the application that is getting larger. I need to download the app image into the external FLASH (external board), and run from external flash. I am looking at the TI forum, and see some people have success running their application from the external flash/sram board. If so, can you please give me some technical notes that ...Hi All I have STM32 bord connectd with 250K extrnal sram The SRAM interface is fully debuged using FSMC function access using IAR compiler (works when system run) How do I set up the IAR and the STM32 firmware to recognize a linear space of all RAM e.g. 252K + 96K(internal)? I have config the IAR ICF file to recognize the SRAM but it is not working. I think the problem lay with the STM32 startup file where the SRAM need to be recognized using a setup of the FSMC Thanks BobiHas anyone used the 'DA210 with external SRAM to get a VGA display resolution? The datasheet says only WQVGA is supported with the internal 96k RAM. So to use a bigger display an external SRAM is required. I only need a limited number of colours, say 16, and no fast moving graphics. Even with an external SRAM, the 'DA210 is cheaper than a more 'traditional solution'. I have no love for the products of Solomon or Epson - sorry to anyone reading who works for those companies.Hi, I would like to store data in a 16kByte SRAM. When the memory of the SRAM has for example reached 10kByte it must send it to a FLASH sd- memorycard of 1GB. Meanwhile the SRAM is still storing new data in the SRAM cells. Does someone knows if reading and writing simultaneously in SRAM is possible ? And is there a maximum write/erase cycle for SRAM? (not mentionned in ATmega datasheet) Thank you !Hi guys! I have one (maybe stupid) question. Is it possible to connect to atmega 128 external 128kb sram memory? Can I use not all address lines(in that case I could address only 60k but still use 128k sram module)? Problem is that it's quite hard to find (I couldn't find) in Lithuania 3,3V external SRAM chips and the only one I have is 128kI am testing a board that has external SRAM. Apparently the SRAM is relatively sensitive to the soldering heat from the manufacturing process, and so careful testing must be done to check integrity of SRAM for newly manufactured boards. What is the best (bare-metal) way to test SRAM? I have a driver that initialises the SRAM for read/write access. My first thought is to run tests such as: 1) Set all bits in SRAM to 1, and check that the SRAM was properly written. 2) Write the digits of Pi in SRAM, and check that the write was done properly. ...Hi, A install a extra sram AS7C34096 into the RCM5700 board. The external ram works fine. It can store data, or running code in it. The external sram uses CS1 OE1. I am sure the external sram is OK, if I force the CS_RAM to CS1 OE1 WE1 for "store program in flash", MB2CR is 0xC5 which mean it point to the external sram. But if I change BOARDTYPES.LIB: #if _BOARD_TYPE_ == RCM5700 //the RCM5700 has only 128k of internal RAM available #ifdef _RAM_ #if __SEPARATE_INST_DATA__ #error "The RCM5700 does not support compiling to" #error " RAM when Separate IampD space is enabled." #fatal " Turn off Separate IampD or compile to ...Hi All - I'm trying to set up my code to execute out of internal SRAM on an AT91FR40162 using the IAR EWARM toolset. Does anyone have any advice on how to do this? If the linker thinks ROM starts at 0x00000000 (which it does prior to remap) and the remap command moves the internal SRAM to address 0x00000000, there should be no problem simply copying the code from flash into sram before the remap. Is there more to it than this? Many Thanks... DanI'm planning to add some external SRAM to my 8051. I've seen many examples how to add 32K but never 64K. Is it possible to have the full external data space in SRAM? If so, do I just hardwire the CE line to always select the chip? Thanks, AndrewI am using 18F97J60 w/ MPLAB-IDE v8.15a amp RealICE (in Debug mode). I am attempting to enable external SRAM support and have properly modified the .lkr script to support it. I am able to successfully read/write to the SRAM (using executable code) which starts @ 0x20000, however, I cannot inspect it's contents in a watch window. The watch window paints a green 'P' in the left column (which I assumes means PGM memory ... or something) I also cannot inspect this ext SRAM contents in the program memory window. Can MPLAB paint the ext ...Dear all, Here i have some doubt please help me. I am interfacing 1Mb SRAM to LM3S3748 processor using SPI protocol. For this i used 4 GPIO pin and configured as SPI protocol. I can able to write and read data from memory location of SRAM separately. My doubt is that in LM3S3748 limited in built RAM is there so i cant store all my ...I'm using the Keil MCBSTM32F400 development board and I'd like to start using the external SRAM. From the user's guide the SRAM uses the following pins and is at the following location: SRAM FSMC_NE3 / PG10 0x68000000 - 0x681FFFFF I'm having trouble accessing the memory. When trying to write, nothing happens and when reading back I always get 0xFF. Does anyone have an example of setting up the FSMC for the Keil development board to use its external SRAM? Is there a Keil example application that shows how to use the memory? What I've tried so far: In the standard system_stm32f4xx.c ...Hi, We are trying to re-design an application that uses old H8 and we want to consider Xmega. Existing device has flash and SRAM connected on 16 bit address line and 8 bit data line. I would like to know if this is possible with Xmega device. I only see an example in the datasheet about connecting SRAM on the DMA. Unfortunately I haven't used DMA/Bus architecture before and not clear exactly how it works. Is it possible to connect external flash on the bus along with external RAM. Also can some body help me if it is possible to ...Greets, I finally had some time to complete the AVR VGA video generator project... http://www.lucidscience.com/pro-vga%20v ... tor-1.aspx The DIY is broken into 3 sections, showing basic VGA sync, an internal SRAM version, and a final version that uses an external SRAM to complete smooth animations and high resolution display. At the end is a usable framework that includes libraries to draw text, images, sprites, and sound. I used the ATMega644, but any 20MHz AVR would work, depending on the external SRAM used. Hoping to also do a similar DIY on NTSC generation using only a single AVR, as I have ...Hello all. I'm working on a rather software-intensive application (video encoder) at the moment, and am trying everything possible to optimise my code. I have discovered that the on-board 32kB SRAM does not seem to be as fast as it should be: After writing some simple data-copying benchmarks, I have the following results: DDR to DDR copy = 40.8 MB/s (copyback mode) DDR to DDR copy = 79.2 MB/s (write-through mode) SRAM to SRAM copy = 129.6 MB/s Cache to cache copy = 399.2 MB/s (Platform is MCF54450 at 240MHz with mobile-DDR ...I'm currently working with an ATMega644, and find that I need more data memory than the 4K SRAM available on the chip. Does the chip have any provision for expanding the internal memory with external SRAM, or would I have to start from scratch? Thanks.Hi, Can someone please expalin to me how the Arduino decides on flash or Sram? e.g. I have written a 4k program to the atmel328P which has 32k flash, 2k Sram amp 1k EEprom. The IDE shows the amount of flash available but the code runs in Sram. I need some clarification on this isue. Thanks.Can someone kickstart my brain on this..... IIRC AVR's with external memory cannot use the lower portion of the external memory based on the internal SRAM of the AVR. THis I know for fact. I can use the lower portion of external SRAM if some fancy software/hardware is implemented. My question that I am not sure about is when you load the stack pointer with RAMEND does it go outside the AVR? Dumb question I know so be kind JimI have an ARM Cortex 3M (reference manual here) connected through the FSMC (Flexible Static Memory Controller) to a Spartan 6 FPGA. In turn, the Spartan 6 is connected to some external SRAM. I need to production test the SRAM. As I see it, I have two options: - Write an SRAM driver directly from the FPGA (without involving the Cortex). - Route the Cortex memory pins through the FPGA to the memory. Reading through the specs of the SRAM, it seems that writing an SRAM driver for the FPGA is a relatively difficult task. I am therefore inclined to ...